Operation and Stability Analysis of Bipolar OxRRAMBased Non-Volatile 8T2R SRAM as Solution for Information Back-up 32nm bulk CMOS designs, A VT is over 2.5mVµm [17] . Since the σ VT is also inversely proportional to the root square of the product of transistor sizing [16] the SRAM becomes particularly susceptible to V T variability as it typically uses smallest possible transistors to increase density. In this work the A VT = 1.25mVµm corresponding to the 22nm FDSOI technology is assumed [18] . This work demonstrates a fast NV-SRAM cell operating at a relatively low voltage and which has the ability to eliminate the leakage current during a standby mode. The paper is structured as section 3 presenting the NV-SRAM structure and the cell operation, section 4 dealing with the static noise margin of the SRAM cell used in the NV-SRAM. Section 5 explains the influence of the V T variability on the stability of the NV-SRAM cell.
NV-SRAM structure and operation
The structure of the non-volatile 8T2R NV-SRAM cell is presented in Fig. 1 . The cell is designed with a classical 6T-SRAM cell (M 1 -M 6 ) along with two additional P-type control transistors (CM 1 , CM 2 ) connected between the data nodes (D, DN) of the SRAM cell and the OxRRAM (R 1 , R 2 ). R 1 and R 2 are made accessible to the SRAM cell by CM 1 and CM 2 . TE1(2) and BE1(2) represent the top and bottom electrodes of OxRRAMs. The threshold voltages for the OxRRAM STORE and RESET operations are respectively 0.7V and -0.7V. In this work, a STORE operation on the OxRRAM corresponds to a logic '1' and the RESET corresponds to a logic '0'.
Fig. 1 Schematic representation of non-volatile 8T2R SRAM (NV-SRAM) cell.
All the simulations are performed using Eldo simulator. The results are validated on a 22nm CMOS-FDSOI technology process design kit developed by CEA-LETI. A bipolar OxRRAM model, calibrated on the experimental results obtained on HfO 2 based devices [19] , is used. The (W/L) of the pull-up, pull-down and the transfer transistor for the SRAM design are set to (100n/25n), (260n/25n) and (100n/25n), respectively. The cell is optimized as such it provides high speed (20ns per operation) while the transistors are operated at low voltage (maximum 1.1V).
The NV-SRAM cell operation follows the sequence: SRAM operation, RESET, STORE, POWER-DOWN, POWER-UP/ RESTORE. This cycle can be repeated as many times as necessary and its use is theoretically limited only by the reliability of the OxRRAM devices. The following sub-section explains the biasing conditions of different operation modes for a full sequence of SRAM operation -RESTORE cycle. Table 1 summarizes the biasing conditions of the control signals for all operations that involve OxRRAM.
Table1. Control signals during different operation phases of the NV-SRAM cell
Normal SRAM operation
Normal SRAM operations (write/read) are not influenced by the presence of R 1 and R 2 as they are isolated from SRAM by CM 1 and CM 2 which remain OFF.
WL (V) VDD (V) VSS (V) CTRL1 (V) CTRL2(V)
RESET 0 1 0 0 1.5 STORE 0 1 0 0 0 POWER DOWN 0 1 1 1 1 RESTORE 0 1 0 0 1
RESET
Before storing the information in OxRRAM for the corresponding OxRRAM device. When the node D='0' and DN='1' control transistors CM 1 and CM 2 unchanged due to the low voltage drop on it ( RESET of R 1 occurs as highlighted in Fig. 2a . Similar to R (D at '1' and DN at '0').
STORE operation
During the STORE operation, the logic state of the SRAM cell is stored in the R D has information '1' and DN has '0'. To back turned ON by lowering CTRL1=0V and putting CTRL2=0V. The potential difference at the top and bottom electrode of R 1 results in a positive vo thereby, storing the information '1' in R value remains unchanged in high resistive state thereby storing Fig. 2 
POWER-DOWN operation
Normally, a POWER-DOWN in a circuit is performed by putting all the control lines to ground. In this work, however, POWER-DOWN operation is performed by raising the VSS pin of the cell to VDD and hence, the nodes D and DN are pulled up to VDD. This is basi during the RESTORE operation that would cancel the resistance asymmetry between R compromise the correct level restoration. The control lines reduce the leakage through the transfer transistors and control transistors respectively. It is observed that a considerable time (2.8µs) is required to totally discharge all the capacitances of the NV
RESTORE operation
The logic state of the SRAM has to be restored after power control transistors (CM 1 , CM 2 ). The signal VSS is put down to 0V with a delay of 5ns with respect to CTRL1. CTRL2 is kept at VDD as it was during to the low resistance of R 1 . Simultaneously, due to the resistance difference, M restoring in this way the logic in the cell (Fig. 3) .
Before storing the information in OxRRAM, the RESET operation is performed to assure a high resistance state for the corresponding OxRRAM device. When the node D='0' and DN='1', R 1 can be RESET by opening the and putting CTRL2 to 1.5V. At this point, the resistance of R to the low voltage drop on it (~0.4V). Whereas, R 1 faces a negative voltage drop (0.8V) and occurs as highlighted in Fig. 2a . Similar to R 1 case, R 2 can be reset if the SRAM nodes are flipped During the STORE operation, the logic state of the SRAM cell is stored in the R 1 -R 2 pair. Consider D has information '1' and DN has '0'. To back-up the information in the OxRRAM, the control transistors are turned ON by lowering CTRL1=0V and putting CTRL2=0V. The potential difference at the top and bottom results in a positive voltage drop across R 1 which sets this resistance to a low resistance state thereby, storing the information '1' in R 1 (Fig. 2b) . At the same time, since there is no voltage drop across R value remains unchanged in high resistive state thereby storing the value '0'. DOWN in a circuit is performed by putting all the control lines to ground. In this work, DOWN operation is performed by raising the VSS pin of the cell to VDD and hence, the nodes D and DN are pulled up to VDD. This is basically done to avoid resetting the state of the OxRRAM during the RESTORE operation that would cancel the resistance asymmetry between R compromise the correct level restoration. The control lines -BL/BLN and CTRL2 are also raised to VDD reduce the leakage through the transfer transistors and control transistors respectively. It is observed that a .8µs) is required to totally discharge all the capacitances of the NV-SRAM cell (see Fig. 3 ).
The logic state of the SRAM has to be restored after power-off. CTRL1 is lowered to the ground turning ON the ). The signal VSS is put down to 0V with a delay of 5ns with respect to CTRL1. CTRL2 is kept at VDD as it was during the POWER-DOWN. The node D is strongly maintained at logic '1' due . Simultaneously, due to the resistance difference, M 3 pulls the DN node down to '0', restoring in this way the logic in the cell (Fig. 3) . the RESET operation is performed to assure a high resistance state can be RESET by opening the and putting CTRL2 to 1.5V. At this point, the resistance of R 2 remains faces a negative voltage drop (0.8V) and can be reset if the SRAM nodes are flipped pair. Consider that the node up the information in the OxRRAM, the control transistors are turned ON by lowering CTRL1=0V and putting CTRL2=0V. The potential difference at the top and bottom which sets this resistance to a low resistance state (Fig. 2b) . At the same time, since there is no voltage drop across R 2 , its DOWN in a circuit is performed by putting all the control lines to ground. In this work, DOWN operation is performed by raising the VSS pin of the cell to VDD and hence, the cally done to avoid resetting the state of the OxRRAM during the RESTORE operation that would cancel the resistance asymmetry between R 1 and R 2 and would BL/BLN and CTRL2 are also raised to VDD to reduce the leakage through the transfer transistors and control transistors respectively. It is observed that a SRAM cell (see Fig. 3 ).
off. CTRL1 is lowered to the ground turning ON the ). The signal VSS is put down to 0V with a delay of 5ns with respect to CTRL1.
DOWN. The node D is strongly maintained at logic '1' due pulls the DN node down to '0', Fig. 3 . Waveform
RESET/STORE mechanism
Resistive RAMs are known to be fast (~5ns) [ CMOS. The best performance up-to Samsung exhibiting 10 12 cycles of endurance [ cell. To overcome this reliability issue and extend the lifetime of the system, the frequency of data back RRAMs has to be minimized. There are various methods, at the circuit level, that allow avoiding the redundant writing of OxRRAMs and preserve the reliability to a certain extent. The technique developed in this work of RESET-ting the OxRRAMs just before the STORE opera resistive devices. For example, we assume that we have D='1' and DN='0' before POWER low and R 2 is high). After the POWER operation-RESTORE' starts and the SRAM data is updated. Now, suppose the new data that has to be stored in OxRRAM is D='1' and DN='0'. In this situation, during the RESET operation that precedes STORE, when the CTRL2 is biased at 1.5V, R 1 remains at the same state (i.e. low resistive state) and the state of R as well (i.e. high resistive state). This RESET/STORE mechanism prevents the unnecessary flipping of the OxRRAM devices and improves the mean time between failure of the
SRAM cell
The 6T SRAM cell core of the NV-SRAM has to be optimized such that even under the worst still functions properly. The sizing of the SRAM cell (see section 3) does not comply with the re the PMOS, which is usually kept at minimum due transistor in the 8T2R NV-SRAM comes from the requirement of a few OxRRAM during STORE operation. Si high threshold voltage (V T ) of approximately 500mV, the STORE current could only be met by increasing the PMOS width. It can be expected though, that should the PMOS V could be possible as well. The pull enable a reasonable value for the Read Static Noise Margin (RSNM) and Write Static Noise Margin (WSNM). The Static Noise Margin (SNM) [21 highest value of noise between the two cell inverters for which the proper functionality in each operation mode is maintained. In the graphical representation SNM can be de largest (for write) square which can be fitted between the "butterfly curves" consisting of the inverted and non inverted curves corresponding to respective operation mode (Fig.4) . With the above
. Waveform for a POWER DOWN -POWER UP cycle.
Resistive RAMs are known to be fast (~5ns) [20] , but they are limited by their lower reliability with respect to to-date has been demonstrated by the resistive switching device developed by cycles of endurance [20] which is about four orders below the endurance of SRAM cell. To overcome this reliability issue and extend the lifetime of the system, the frequency of data back be minimized. There are various methods, at the circuit level, that allow avoiding the redundant writing of OxRRAMs and preserve the reliability to a certain extent. The technique developed in this work of ting the OxRRAMs just before the STORE operation, is used to avoid the unnecessary writing of the resistive devices. For example, we assume that we have D='1' and DN='0' before POWER is high). After the POWER-UP, the levels are restored. Next, a new sequence starts and the SRAM data is updated. Now, suppose the new data that has to be stored in OxRRAM is D='1' and DN='0'. In this situation, during the RESET operation that precedes STORE, when the remains at the same state (i.e. low resistive state) and the state of R as well (i.e. high resistive state). This RESET/STORE mechanism prevents the unnecessary flipping of the OxRRAM devices and improves the mean time between failure of the NV-SRAM cells.
SRAM cell static noise margin
SRAM has to be optimized such that even under the worst still functions properly. The sizing of the SRAM cell (see section 3) does not comply with the re the PMOS, which is usually kept at minimum due to the area constraints. The reason for having a wider PMOS SRAM comes from the requirement of a few µA current in order to write the OxRRAM during STORE operation. Since in the 22nm FDSOI technology used in this work ) of approximately 500mV, the STORE current could only be met by increasing the PMOS width. It can be expected though, that should the PMOS V T be lower, the use of a minimum sized PMOS could be possible as well. The pull-up and the transfer transistor are considered to have the same strength to enable a reasonable value for the Read Static Noise Margin (RSNM) and Write Static Noise Margin (WSNM).
21] is the key parameter in the SRAM analysis and can be defined as the highest value of noise between the two cell inverters for which the proper functionality in each operation mode is maintained. In the graphical representation SNM can be defined as the smallest (for retention and read) or the largest (for write) square which can be fitted between the "butterfly curves" consisting of the inverted and non inverted curves corresponding to respective operation mode (Fig.4) . With the above-mentio ], but they are limited by their lower reliability with respect to ching device developed by ] which is about four orders below the endurance of SRAM cell. To overcome this reliability issue and extend the lifetime of the system, the frequency of data back-up in be minimized. There are various methods, at the circuit level, that allow avoiding the redundant writing of OxRRAMs and preserve the reliability to a certain extent. The technique developed in this work of tion, is used to avoid the unnecessary writing of the resistive devices. For example, we assume that we have D='1' and DN='0' before POWER-DOWN (i.e. R 1 is UP, the levels are restored. Next, a new sequence 'normal SRAM starts and the SRAM data is updated. Now, suppose the new data that has to be stored in OxRRAM is D='1' and DN='0'. In this situation, during the RESET operation that precedes STORE, when the remains at the same state (i.e. low resistive state) and the state of R 2 remains same as well (i.e. high resistive state). This RESET/STORE mechanism prevents the unnecessary flipping of the SRAM has to be optimized such that even under the worst-case conditions, it still functions properly. The sizing of the SRAM cell (see section 3) does not comply with the regular sizing of the area constraints. The reason for having a wider PMOS A current in order to write the nce in the 22nm FDSOI technology used in this work, the PMOS has a ) of approximately 500mV, the STORE current could only be met by increasing the a minimum sized PMOS up and the transfer transistor are considered to have the same strength to enable a reasonable value for the Read Static Noise Margin (RSNM) and Write Static Noise Margin (WSNM).
] is the key parameter in the SRAM analysis and can be defined as the highest value of noise between the two cell inverters for which the proper functionality in each operation mode is fined as the smallest (for retention and read) or the largest (for write) square which can be fitted between the "butterfly curves" consisting of the inverted and nonmentioned sizing (section 3), the NV-SRAM cell has a pull-up ratio of 1 (defined as the ratio of W/L between the transistors) and a cell ratio of 2.6 (defined as the ratio of W/L between the pull ensuring a RSNM of 180mV (Fig. 4(a) ) and WSNM of 320mV (Fig. 4(b) ). The addition of the control transistors and the OxRRAM does not affect the normal operation of the SRAM cell as well as the SNMs. This is made possible due to the use of CM 1 and CM normal operation of the SRAM cell. 
The influence of V
The influence of V T variability on the Non so far and can be expected to be a major constraint for obtaining a high yield. This is caused both by the potential difficulty in ensuring reliable NV mismatch is considered and by the unorthodox 6T SRA degrades write stability in the typical SRAM operation reliability of the RECOVERY operation as it strongly depends on the R and hence can be unsuccessful. STORE operation never fails as the positive voltage applied on an OxRRAM device in OFF state is always going to lower its resistance by some value. However, under the random V variations, the obtained R ON for a fixed operation time will vary and therefore, the RECOVERY reliability may be compromised. The optimization of STORE operation from the cell R timing and transistor sizing (and hence stability) constraints becomes therefore the starting point for the 8T2R NV-SRAM reliability analysis.
STORE operation: influence of
The R ON value that can be obtained in the STORE operation is determined by 2 key parameters: the sizing of the pull-up transistor in the SRAM cell, here analyzed only through its width (W operation. Figure 5 presents the dependence for different values of W LP . The decrease of resistance can be separated in two different parts regardless of the W LP : i. the abrupt resistance drop in the first 20ns; and ii. the s time increases. Figure 6 presents the dependence of R periods. It can be noted, that the increase of W decreasing the minimum achievable R for a fixed STORE operation time. T increases from 80nm to 200nm (Fig. 6) . The extracted R DROP as a function of STORE time shows clearly a threshold like behavior for both widths of the pull-up transistor (Fig. 7) . Once the decrease of the resistance enters the saturation region (Fig. 5 ) the time th necessary for obtaining a significant R increases (Fig. 7) . A consequence of the results presented in Figs. 5 R OFF is targeted, either the STORE time or W a significant increase in the power consumption during the OxRRAMs are in the order of at least a cell pull-up ratio, decreasing the SRAM cell reliability during write operation. drop will also depend on the initial V increase from the 100nm to 200nm, it will always be non 50% larger than the V TN and the access NMOS width of 100nm, changing W up ratio of 1 (defined as the ratio of W/L between the transistors) and a cell ratio of 2.6 (defined as the ratio of W/L between the pull-down and M of 180mV (Fig. 4(a) ) and WSNM of 320mV (Fig. 4(b) ). The addition of the control transistors and the OxRRAM does not affect the normal operation of the SRAM cell as well as the SNMs. This is made and CM 2 , which block the current leakage path through the OxRRAM .
(a) Static read noise margin: RSNM=180mV (b) Static write noise margin: WSNM=320mV
The influence of V T variability on the stability of 8T2R SRAM variability on the Non-Volatile OxRRAM-based SRAM operation has not been investigated far and can be expected to be a major constraint for obtaining a high yield. This is caused both by the potential difficulty in ensuring reliable NV-SRAM-specific operation modes (STORE, RECOVERY mismatch is considered and by the unorthodox 6T SRAM core sizing, with a larger than minimum PMOS which in the typical SRAM operation. The key yield-limiting factor of 8T2R reliability of the RECOVERY operation as it strongly depends on the R OFF /R ON ratio obtained during STORE can be unsuccessful. STORE operation never fails as the positive voltage applied on an OxRRAM ing to lower its resistance by some value. However, under the random V for a fixed operation time will vary and therefore, the RECOVERY reliability may be compromised. The optimization of STORE operation from the cell R OFF /R ON maximization perspective under timing and transistor sizing (and hence stability) constraints becomes therefore the starting point for the 8T2R nfluence of cell sizing and timing on R OFF /R ON ; Impact on SNMs value that can be obtained in the STORE operation is determined by 2 key parameters: the sizing of the up transistor in the SRAM cell, here analyzed only through its width (W LP ), and by the time of STORE dependence of the OxRRAM resistance as a function of STORE operation The decrease of resistance can be separated in two different parts regardless of the : i. the abrupt resistance drop in the first 20ns; and ii. the saturation of the resistance value as the STORE time increases. Figure 6 presents the dependence of R ON as a function of W LP extracted at different It can be noted, that the increase of W LP has a significant impact on the shape of decreasing the minimum achievable R ON value and therefore increasing the resistance drop (R The sensitivity of R ON to STORE time decreases by a factor of 2 a from 80nm to 200nm (Fig. 6) .
as a function of STORE time shows clearly a threshold like behavior for both widths of the up transistor (Fig. 7) . Once the decrease of the resistance enters the saturation region (Fig. 5 ) the time th necessary for obtaining a significant R DROP (i.e. low R ON value and hence a high R of the results presented in Figs. 5-7 is that if a specific, high, R targeted, either the STORE time or W LP have to be increased. The former solution however, would cause a significant increase in the power consumption during STORE operation, since the currents needed for writing the OxRRAMs are in the order of at least a few micro-amps. The latter solution would lead to the increase of the up ratio, decreasing the SRAM cell reliability during write operation. The magnitude of this stability drop will also depend on the initial V T ratio between the NMOS and PMOS transistors [3 increase from the 100nm to 200nm, it will always be non-negligible. In our case, with the V and the access NMOS width of 100nm, changing W LP between 100nm and 200nm leads up ratio of 1 (defined as the ratio of W/L between the pull-up and transfer down and transfer transistors) M of 180mV (Fig. 4(a) ) and WSNM of 320mV (Fig. 4(b) ). The addition of the control transistors and the OxRRAM does not affect the normal operation of the SRAM cell as well as the SNMs. This is made rent leakage path through the OxRRAMs during the
WSNM=320mV

8T2R SRAM cell
n has not been investigated far and can be expected to be a major constraint for obtaining a high yield. This is caused both by the potential COVERY, RESET) if n minimum PMOS which limiting factor of 8T2R NV-SRAM is the ratio obtained during STORE can be unsuccessful. STORE operation never fails as the positive voltage applied on an OxRRAM ing to lower its resistance by some value. However, under the random V T for a fixed operation time will vary and therefore, the RECOVERY reliability may maximization perspective under timing and transistor sizing (and hence stability) constraints becomes therefore the starting point for the 8T2R SNMs value that can be obtained in the STORE operation is determined by 2 key parameters: the sizing of the ), and by the time of STORE resistance as a function of STORE operation time The decrease of resistance can be separated in two different parts regardless of the aturation of the resistance value as the STORE extracted at different STORE has a significant impact on the shape of curves in Fig.6 , value and therefore increasing the resistance drop (R DROP = R OFF -R ON ) by a factor of 2 as the W LP as a function of STORE time shows clearly a threshold like behavior for both widths of the up transistor (Fig. 7) . Once the decrease of the resistance enters the saturation region (Fig. 5 ) the time that is value and hence a high R OFF /R ON ) exponentially a specific, high, R DROP from the The former solution however, would cause STORE operation, since the currents needed for writing would lead to the increase of the The magnitude of this stability ransistors [3] , but should the W LP In our case, with the V TP approximately between 100nm and 200nm leads to the stability factor drop (represented as the µ/σ extracted from the statistical distributions of write static noise margin in such a way, that the tail is properly evaluated) from 12.3 to 9.22. In order to meet the typical 6σ yield target, the stability factor (µ/σ) should be higher than 6. In this particular case the SRAM yield is therefore still maintained, but the magnitude of this stability factor drop indicates a high importance of this analysis. The only way to avoid an excessively high W LP and a long STORE time is therefore to reduce the targeted R OFF /R ON . This is in turn limited by the minimum R OFF /R ON required to ensure the reliability of RECOVERY operation, as explained in details in the following section. 
RECOVERY operation: reliability analysis
In order to investigate the stability of RECOVERY mode, a worst case േnσ V T variation was applied to each transistor in the SRAM cell, thus creating a situation where each device is working against the recovery of the correct values in the nodes of the SRAM cell. Increasing the value of n leads to a larger 'worst case' mismatch and allows analyzing the ݊ߪ ் point where the recovery operation fails. The data recovery operation in our proposed scheme does not affect the resistance value of the OxRRAM, so the use of passive elements should correspond exactly to the case with OxRRAM devices and allow performing a general case analysis of recovery mode stability. Moreover, substituting the OxRRAM devices with resistors allows including R OFF /R ON cases not covered by our OxRRAM model, which is based on experimental data. Figure 8 depicts the values of nσ fail points for different R OFF /R ON ratios. As depicted in Figs. 5-7, a high resistance drop can be obtained only if high W LP and long delay values are used. However, even for W LP =200nm and the delay of 200ns, the R ON during STORE reaches only 21kΩ, corresponding roughly to the R OFF /R ON =4. The worst case mismatch analysis reveals that for this resistance ratio the RECOVERY operation fails for n=2 (Fig. 8 ) which is quite low from the stability point of view. 
Towards a 6σ NV-SRAM cell
In order to correlate the worst-case analysis result with a typical yield evaluation, a Monte Carlo (MC) simulation with random Gaussian variation applied to all transistors of the SRAM cell was performed. This MC simulation was performed for a R OFF /R ON =4 corresponding to n=2, as this is the maximum resistance ratio obtainable in our 8T2R NV-SRAM. In this analysis, 41 fails in 10000 samples were observed, corresponding approximately to a 3σ yield. Since in the typical SRAM design, a yield of 5 to 6σ is targeted, it can be expected that in the worst case analysis (performed in section 5.2 for RECOVERY operation) the value of n should be equal to at least 3 or 4. However, as depicted in Fig.8 , the value of n equal to 3 and 4 occurs only for a R OFF /R ON of 10 and 20, respectively.
Yet another constraint for a reliable OxRRAM-based SRAM operation becomes evident in the MC analysis of the STORE mode. Fig.9 depicts the spread of the resistance vs. time curves obtained from a MC simulation (W LP =100nm) showing a roughly ±4kΩ variation for a fixed STORE time. As it was previously mentioned, in order to obtain a sufficient and fixed stability in RECOVERY mode, a specific and low value of R ON should be targeted to ensure high R OFF /R ON ratio. Fig. 10 depicts a set of histograms from a 10000 sample MC analysis for a W LP =100nm demonstrating the spread of STORE time required to obtain a R DROP between 10kΩ and 50kΩ. Clearly, if low R ON is targeted (high R DROP ) to satisfy RECOVERY conditions, the spread of the required STORE time increases significantly, especially as the saturation part (above 20ns in Fig.9 ) of the resistance curve is reached. Figure 11 depicts the mean and worst case far tail STORE time required to obtain a range of R DROP for the W LP of 100nm and 200nm extracted from the similar MC simulations as used to obtain results depicted in Fig. 10 . The stability of the RECOVERY operation, as demonstrated before, strongly depends on the minimization of the R ON . In order to ensure that the expected, low R ON is obtained, the length of the CTRL1 signal should be extended accordingly up to the worst case STORE time in the far tail of statistical distribution (see Fig. 10 for 50kΩ R DROP ). The minimization of the difference between the mean and the worst case far tail STORE times is therefore important to reduce the power overhead coming from the operation time extension required for reliable RECOVERY. As depicted in Fig.11 , increasing W LP is an efficient solution to minimize this problem. This is due to the fact, that the PMOS has a very high influence on the resistance curve during store operation (Fig.6 ) and hence, increasing its width reduces the spread of the resistance plot ( Fig. 9 ) due to inverse root square dependence of transistor sizes on the σ VT , leading to the lower variation of the PMOS V T . Moreover, in order to limit the influence of variability on the worst case delay, R ON extraction has to be limited exclusively to the region where the ఋோ ఋ௧ is high (Fig 9) , which creates a strong limitation on the lowest achievable R ON and does not allow to increase it further by extending the STORE operation time. As a result, the only efficient method to obtain a high R OFF /R ON ratio and hence a high RECOVERY stability, is either by increasing the W LP or improving the OxRRAM itself. Since the former is strongly limited by the low cell area and SRAM write stability, it can be concluded, that the OxRRAM development has to strongly focus on the increase of R OFF /R ON ratio to allow obtaining a sufficient R DROP within the high ఋோ ఋ௧ region, corresponding to the R OFF /R ON of 10-20 for low STORE time periods. Such a high resistance ratio raises a potential challenge for the design of NV-SRAM cell, but most importantly on the OxRRAM device itself. A complete strategy that could be used for the improvement of the OxRRAM devices is composed by the following steps: use FORMING operation to obtain high R OFF values [22, 23] and use W LP and the STORE timing to obtain the desired low R ON that satisfies the high R OFF /R ON condition required to obtain a 5-6σ yield. 
Conclusion
A 8T2R Non-Volatile SRAM cell having capability of fast storing and restoring information was presented in this work. This cell is designed with a 22nm FDSOI PDK for the CMOS transistors and an OxRRAM model based on HfO 2 devices. The cell is operational for "normal SRAM-RESET-STORE-POWER DOWN-RESTORE" cycle. The cell operates at high speed (20ns pulses) and low voltage having 1.1V as maximum voltage drop on the transistors. For the fist time the analysis of V T variability on the stability of 8T2R NV-SRAM cell was performed. It was revealed that R OFF /R ON of at least 10 (20) is necessary in order to ensure sufficient reliability of the RECOVERY operation at a typical SRAM yield of 5(6)σ. In order to meet this yield value, due to the constraints coming from the cell area, power consumption and write stability the OxRRAM device development has to focus on the maximization of the R DROP in the high
ఋோ ఋ௧
region.
